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Abstract We present a hybrid numerical analysis of a
high-speed and non-volatile suspended gate silicon nan-
odot memory (SGSNM) which co-integrates a nano-electro-
mechanical (NEM) control gate with a MOSFET as a read-
out element and silicon nanodots as a ﬂoating gate. A hybrid
NEM-MOS circuit simulation is developed by taking ac-
count of the pull-in/pull-out operation of the suspended gate
and electron tunnelling processes through the tunnel oxide
layer as behavioural models. The signals for programming,
erasing and reading are successfully achieved at circuit level
simulation.Theprogramminganderasingtimesarefoundas
short as 2.5 nsec for a SGSNM with a 1-µm-long suspended
gate, which is a summation of the mechanical pull-in/pull-
out times and the tunnel charging/discharging times.
Keywords Non-volatile memory · Nano electromechanical
Systems (NEMS) · Suspended gate structure · Hybrid
circuit simulation · Electron tunelling process
1 Introduction
The non-volatile memory market has been driven by Flash
memory in the last three decades. Flash memory is currently
used for a variety of devices and systems from pen drives
and mobile phones to large systems in cars or planes. How-
ever, the conventional ﬂoating-gate (FG) based technology
is facing a serious scalability issue as reported in the lat-
est ITRS2009 [1]. The main drawback of downscaling ﬂash
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memory is the increased leakage current via the gate ox-
ide layer. The leakage issue is caused by the defect states
formed in the tunnel oxide during the programming/erasing
(P/E) operation based on the channel hot electron injection
or Fowler-Nordheim tunnelling processes [2–4]. In order to
avoid this leakage issue, an alternative FG structure which
adopts silicon nanodots (SiNDs) rather than a solid poly-
silicon was proposed [5, 6]. The SiNDs are single crystals
surrounded by a thin SiO2 isolation layer [7, 8]. In case of
a leakage path formation within the tunnel oxide layer, only
the electrons stored adjacent to the path might leak and as
consequence the total loss of charge stored in the FG is ex-
pected to decrease. However, this technique cannot solve the
leakage current issue fully and alternative approaches are
sought in order to achieve a superior non volatility.
One such new approach is to integrate a movable nano-
electromechanical (NEM) structure into memory devices
[9–11]. The ﬁrst NEM non-volatile memory was a self-
buckled FG memory which adopts a mechanically-bistable
FG [11]. The self-buckled FG was made with a SiNDs
monolayer sandwiched between SiO2 layers and doubly
clamped in a cavity integrated on the readout MOSFET. The
SiNDs embedded in the FG were initially charged with elec-
tron injection from top control gate before removing an up-
per sacriﬁcial α-Si layer [12]. The self buckled FG ﬂip-ﬂops
between its mechanically-bistable states by applying a volt-
age to the top control gate, which changes the MOSFET sur-
face potential, resulting in the shift of the threshold voltage.
AstheP/Eprocessesdonotinvolvethechargetunnellingvia
the gate oxide layer, there is no degradation of this layer, and
therefore no leakage current is anticipated. However, this
NEM memory has inherently an unfavourable tradeoff be-
tweenthe P/Evoltageand readoutcurrent ON/OFFratio and
a recent study indicatesthat the scalability deteriorateswhen
the beam length is scaled down to less than 100 nm [12]. InJ Comput Electron (2011) 10:248–257 249
Fig.1 Schematicdiagramofthesuspendedgatesiliconnanodotmem-
ory (SGSNM) cell
order to surpass this issue, we propose a new suspended gate
silicon nanodot memory (SGSNM) that features a movable
top gate suspended over a ﬁxed FG layer [13].
The SGSNM uses a MOSFET as readout element, a sil-
icon nanodots monolayer as FG and a movable suspended
control gate (SG) which is isolated from the FG by an oxide
layer and by an air gap as shown in Fig. 1.
This structure performs the programming and erasing
processes through dynamic pull-in/pull-out motions of the
SG. By applying a negative bias voltage on the SG elec-
trode, the SG bends downwards and contacts the gate oxide
layer allowing electrons to tunnel through it into the FG.
When the applied voltage is reduced below the pull-in volt-
age, the SG remains attached to the tunnel oxide layer. This
phenomenon occurs because the stiction force such as the
van der Waals force is in equilibrium with the SG restor-
ing force. Further reduction in the applied voltage produces
an unbalance between those forces allowing the SG to re-
turn to its isolated ﬂat position (pull-out effect). After the
SG is disengaged, the readout element is activated to read
the memory node state. When negative charge is read in the
memory node, it is indicative that the memory has been pro-
grammed. Therefore, no current conduction is displayed by
the readout device (programmed). On the other hand, when
a positive bias voltage is applied on the SG, a similar pro-
cess as described above occurs but with the main difference
thattheelectronsareremovedfrom theFG.Consideringthat
the pull-out effect occurs at a ﬁxed point for P/E processes,
the memory node is positively charged. When the readout
element reads that the FG is positively charged, it is indica-
tive that the SGSNM has been erased and as consequence
a current pulse is displayed by the MOSFET [14]. In the
SGSNM the voltage at which the P/E processes occur can be
designed via a few parameters such as material, length and
air gap thicknesses. In addition, the amount of charge stored
within the FG is designed via the number of SiNDs and the
isolation material in which the SiNDs are surrounded. The
capability to design separately the P/E voltage and the read-
out current ON/OFF ratio allows the SGSNM to overcome
the scalability issue and the ON/OFF tradeoff present on the
Fig. 2 Double-plate capacitor model used to obtain the pull-in equa-
tion
self-buckled NEM device. Moreover, thanks to the presence
of the SG, it is possible to have virtually no leakage current
and reach high P/E speed processes. In this paper, we anal-
yse the SGSNM structure. This analysis is divided into three
parts. The ﬁrst part focuses on the electro-mechanical analy-
sis of the SG (pull-in) analytically and numerically by using
ﬁnite element method. The second part studies the quantum-
mechanical tunnelling process that allows the electrons to
tunnel through the gate oxide layer as function of the voltage
applied on the SG. Finally, the curves obtained from above
analysis are implemented as behavioural models within an
SGSNM equivalent circuit in an analog circuit simulation.
2 Numerical analysis of the suspended gate
One of the criteria of the SGSNM is low-voltage P/E op-
eration. The P/E voltage is deﬁned as the pull-in voltage
that strongly depends on structural parameters as well as in
some physical properties [9, 15–17]. In this structure, the
suspended control gate is analysed through a parallel-plate
capacitormodelthatconsidersthePoisson’sratio(n),Young
modulus (E) and air gap (d0) as key parameters. Those pa-
rametersdeﬁneat whichvoltagethepull-in effect will occur.
Figure 2 shows the doubly-plate capacitor model where
LSG and wSG are the length and width of the beam, d0 is the
initial air gap, tSG is the beam thickness, V is the applied
voltage and k is the spring constant. The spring constant de-
pends on the structural shape such as membrane, cantilever
or beam [17–19]. For a doubly clamped beam, the required







According to the parallel-plate capacitor model, the pull-
in voltage is deﬁned as250 J Comput Electron (2011) 10:248–257
Table 1 Parametersused to model the doubly-clamped beam structure
SG E Dielectric Dimensions Thickness
material (GPa) permittivity (LSG × wSG) (nm) (nm)
Al 77 1000 × 250 30
Cu 128 1000 × 250 30
Poly-Si 160 1000 × 250 30
Si 169 1000 × 250 100
SiO2 73 3.8 1000 × 250 10
Si3N4 222 7 1000 × 250 10
















where A is deﬁned as the plate area, tox as the oxide thick-
ness, ε0 is the free space permittivity and εox is deﬁned as
the oxide permittivity.
Parallel-plate capacitor model considers the electrostatic
and electromechanical forces as the unique forces acting in
the pull-in/pull-out effects but other forces based on differ-
ent nature as the quantum mechanical processes [15, 17].
To complement the pull-out analysis an extra quantum-
mechanical term as the van der Waals force that describes
the interaction force at small gaps is manually added in the
pull-out voltage equation [20]. Therefore, the pull-out equa-










where Ah is deﬁned as the Hammaker constant.
Equations (2) and (4) describe the voltage at which the
pull-in and pull-out effects occur without considering stress,
tension or compression that plays a signiﬁcant role in the
doubly-clamped beam structure. In order to include those
electro-mechanical properties, the parallel-plate capacitor
structure is analysed by using 3-dimensional (3D) ﬁnite ele-
ment method (FEM) [16, 17]. Table 1 summarises the set of
parameters and materials used in this task. Figure 3 shows
the parallel-plate capacitor model implemented and anal-
ysed in a 3D FEM software [17].
Figure 4 shows the group of pull-in trajectories obtained
as a result of the 3D FEM electro-mechanical analyses.
Fig. 3 Schematic diagram of the doubly-clamped beam structure,
(a) for pull-in effect and (b) for pull-out effect
Fig. 4 Pull-in trajectories analysed for a set of doubly-clamped beams
made of Al, Cu and Poly-Si
From those pull-in trajectories, the aluminium-beam based
is chosen as SG material because it shows low pull-in volt-
age as well as a sharp transition [15].
To obtain the pull-out voltage the SG is coupled to a tun-
nel oxide layer as shown in Fig. 3b. In this 3D FEM analysis
the Al-SG is coupled to SiO2 and Si3N4 tunnel oxide layers,
respectively and a bias voltage is swept on the SG electrode
from 0 to 25 V and vice versa. As a result, the pull-in and
pull-out voltage curves are obtained and merged generating
a displacement-voltage (D–V) hysteresis cycle as depicted
in Fig. 5.
When both hysteresis curves are overlapped as depicted
in Fig. 5, it shows that pull-in voltage for both analyses con-
verges at the same point despite the tunnel oxide permittiv-
ity variation (SiO2 = 3.8, Si3N4 = 7.1) [21]. In contrast, the
small variation in permittivity creates a large change in the
pull-out voltage for both structures generating a change of
2 V in the stiction window. As a result of this analysis the
pull-out voltage obtained with SiO2 shows the shortest stic-
tion window. Thus, it is used as the tunnel oxide layer.
Once obtained, the D–V hysteresis cycle shows a com-
paratively high programming voltage within the presentJ Comput Electron (2011) 10:248–257 251
Fig. 5 Hysteresis curves obtained for a doubly-clamped beam struc-
ture in which Al beams were coupled to a SiO2 and Si3N4 layers
Fig. 6 Pull-in trajectories obtained for the set of parameters speciﬁed
in Table 2 in which those voltages are below 10 V
Table 2 Structural parameters for a low-voltage programming se-
quence
Material SG Air gap Dimensions
SG d0 (nm) (nm) LSG (µm) × wSG (nm)
Al 30 30 1 × 300
Al 30 20 1 × 300
Al 20 20 1 × 300
Al 20 15 1 × 300
non-volatile memory market requirements [1]. Therefore, in
ordertobecompetitivewithinthenon-volatilememorymar-
ket,the programmingvoltagefor the SGSNMis settledto be
lowerthan10V.InordertofulﬁllthoserequirementsTable2
summarises a set of structural parameters that are analysed
in order to get the above goal.
Figure 6 shows the pull-in curves obtained, those param-
eters fulﬁll the SGSNM programming voltage requirements.
From those pull-in curves, the 30 nm SG and 20 nm air gap
Fig.7 Hysteresiscyclesfora30nmAlbeamat20nmairgap.(a)Dis-
placement-voltage, showing the pull-in/pull-out voltages with stiction;
(b) capacitance-voltage behaviour
Fig. 8 Programming and erasing hysteresis curves according to the
SGSNM cell
were chosen as structural parameters because of the pull-in
voltageandthestiffnessprovidedbythethicknessoftheSG.
The pull-in analysis is complemented by coupling the
doubly-clamped beam with a SiO2 layer. As the pull-in volt-
age is lower than 10 V, a bias voltage was swept from 0 to
10 V and vice versa for the pull-in/pull-out analysis. As a re-
sult, the D–V and the capacitance-voltage (C–V)h y s t e r e s i s
curves were obtained as depicted in Fig. 7.
In the SGSNM the programming and erasing processes
strongly depend on the bias voltage applied on the SG elec-
trode. When a negative voltage is applied on the SG elec-
trode, the SGSNM is going to be programmed. In contrast,
when a positive voltage is applied on the SG electrode, the
memory node is erased as depicted in Fig. 8.
Programming and erasing processes are implemented as
electrical behavioural models rather than mechanical within
analog models.Therefore, the C–V hysteresis cycleis trans-252 J Comput Electron (2011) 10:248–257
Fig. 9 C–V hysteresis curve divided in 3 regions that represents the
pull-in, stiction and pull-out voltage dependent functions
formed into three analog voltage dependent functions as de-
picted in Fig. 9 (Appendix A). Discrete curves are trans-
formed into analog functions. This transformation is im-
plemented through algebraic algorithms rather than com-
plex and heavy, computationally speaking, mathematical
functions. The implementation of those voltage dependent
functions into the numerical analysis is performed by us-
ing a hardware description language [22, 23]. The language
that we used to implement those functions is Verilog-AMS
[23, 24]. Equivalent circuit model for the voltage dependent
functions is depicted inside Fig. 9.
Once the pull-in/pull-out C–V characteristic curves have
been obtained, it is required to know the time at which the
Al1-µm-longSGcollapsesonthetunneloxidelayer.Hence,
in order to ﬁnd the time at which the pull-in effect occurs, a
2D-SG FEM transient analysis is performed [16]. This nu-
merical analysis considers the electrostatic as well as the
Casimir force interaction between the SG and the tunnel ox-
ide layer.
Fromthisanalysisitwasfoundthatfora1-µm-longbeam
the time at which the pull-in effect occurs for the P/E pro-
cesses is 0.8 nsec as depicted in Fig. 10. In addition to the
mechanical analysis, it is pointed out that the SGSNM cell
might present an endurance issue related to clamp fracture
due to hinge fracture. This issue is produced by the electro-
mechanical operation of the doubly-clamped beam struc-
ture. We have not studied it yet owing to difﬁculty of simu-
lating the endurance problem. Nevertheless, it was demon-
strated qualitatively that for a similar doubly-clamped struc-
ture and by using a stiffest material (poly-Si), a sample was
tested over 105 cycles without show fatigue or mechanical
degradations [25]. Based on those results and taking into ac-
count that the material used within the SGSNM cell is alu-
minium (lower stiffness), we are conﬁdent that the SGSNM
cell can meet the 106 cycles similar to Flash memory or
higher. Finally, the energy required to move the SG is a
Fig. 10 Characteristic curve of a transient analysis performed to cal-
culate the mechanical switching time (pull-in effect) of the SG
combination between several kinds of energies such as elas-
tic energy Em, kinetic energy Ek, damping loss energy Ed,
electrostatic energy Ee and charging loss energy ER [26].
A detailed analysis for energy and power consumption is be-
ing processed which results will be included in further pub-
lications.
3 Quantum-mechanical tunnelling process: current
density analysis
The tunnelling process for the programming and eras-
ing processes in the SGSNM is performed through a thin
tunnel oxide layer (SiO2). This oxide layer is modelled
as a quantum mechanical squared-proﬁle potential barrier
(Fig. 11)[ 27].
When a negative bias voltage is applied on the SG, it
bends and collapses on the tunnel oxide layer allowing the
quantum mechanical Fowler-Nordheim tunnelling process
to occur (Fig. 11b). Whilst the applied voltage is reduced,
the tunnel barrier shape recovers its original form. Once re-
covered, the electrons remain trapped within the FG as de-
picted in Fig. 11c. In contrast, when a positive voltage is
applied on the SG, the tunnel barrier bends downwards until
it becomes triangular allowing the electrons to tunnel from
the FG into the SG as depicted in Fig. 11e. When the ap-
plied voltage is reduced, the tunnel oxide barrier recovers its
original form letting the FG positively charged (Fig. 11f).
The quantum-mechanical tunnelling process is analysed
numerically by co-solving self-consistently the Poisson’s
and 1D-Schrödinger equations [27]. Those equations are
solved by using the algorithm that makes use of the Tsu-
Esaki formula and the Transfer Matrix Method [2, 27]. The
combination of those tools calculates the current-density (J)
throughanarbitrary-shapedone-dimensionaltunnellingbar-
rier [27].J Comput Electron (2011) 10:248–257 253
Fig. 11 Programming and
erasing sequence according to
the SG and tunnelling processes.
(a) SG without bias,
(b) a negative voltage is applied
on the SG and the electrons
tunnelling is allowed because of
the triangular shape of the
tunnel barrier. (c) By reducing
the applied voltage the SG
returns as well as the tunnel
barrier to its initial position.
(d) Considering the SGSNM
cell programmed, a positive
v o l t a g ei sa p p l i e do nt h eS G( d)
and the electrons are removed
from the FG (e), by reducing the
applied voltage both the SG and
the tunnel barrier return to their
initial position (f)
Fig. 12 Characteristic current density-voltage curves for a set of SiO2
thicknesses
Those equations are implemented in a homemade FEM
algorithm in which a set of SiO2 thicknesses are anal-
ysed. This set of thicknesses goes from 4 to 8 nm and
the span of applied voltage is similar as for the SG analy-
sis (0 to 10 V). Once performed, the FEM analysis shows
the current-density-voltage (J) characteristic curve for each
thickness as depicted in Fig. 12.
Figure 12 shows a fairly large tunnel resistance at low
bias generates a negligible current density through the tun-
nel barrier. It shows a J–V curve variation between each
thickness as much as 5 orders of magnitude. Once the ap-
plied voltage reaches the pull-in voltage, the tunnel re-
sistance decreases several magnitude orders as Fowler-
Fig. 13 Characteristic current density-voltage curve for a 7 nm SiO2
layer
Nordheim tunnelling process states. Hence, J increases sev-
eral magnitude orders. At high bias voltage (>15 V), tun-
nel resistance is quite low so that J reaches a saturation
point.
From that J–V set of curves, the 7 nm SiO2 layer is ar-
bitrarily selected as the tunnel oxide layer of the SGSNM.
Considering that the tunnelling process is only present after
the pull-in process occurs until the pull-out takes place (stic-
tion window), the J–V curve is divided into two sections as
depicted in Fig. 13.
The sections in which the J–V curve has been divided
are transformed from discreet voltage functions into ana-
log voltage dependent functions by using Verilog-AMS as254 J Comput Electron (2011) 10:248–257
shown elsewhere (Appendix B). The equivalent circuit that
represents the tunnelling process and the ﬂoating gate are
sketched as a variable tunnel resistor in parallel with a
tunnel capacitor (Fig. 14). In this model, the tunnel ca-
pacitor sketches the memory node that is considered as a
SiNDs monolayer. The SiNDs diameter is controlled to be
Fig. 14 Tunnelling barrier equivalent circuit. Where Ctb is the tun-
nelling capacitance and Rtb is the tunnelling voltage dependent resis-
tance
Fig. 15 Schematic diagram of the equivalent circuit of the suspended
gate silicon nanodot memory (SGSNM) cell
10±1 nm and the SiNDs distribution over the sample is
performed through the Langmuir-Blodgett technique having
a density up to 7×1011 cm−2 [28]. By oxidising the sample
a thick isolation layer between them is formed. This sepa-
ration is large enough to avoid any lateral charge migration,
this is why it was not included in the analysis [29].
It should also be noted that we simply ignored a tem-
poral variation of a triangular potential barrier proﬁle and
therefore a decrease in the Fowler-Nordheim tunnelling cur-
rent density during the P/E processes. This may result in
an overestimation of the speed of the P/E processes whose
quantitative evaluation is left for our future work.
4 Numerical implementation of the SGSNM
The SGSNM is simulated numerically by using an equiva-
lent circuit model depicted in Fig. 15 which considers the
implementation of the SG and tunnel oxide layer as be-
havioural models, a MOSFET as readout element, a pulse
source is used as drain signal and a bi-stable piece wise lin-
ear source as control gate [31].
From this simulation a chart of signals that describes the
memory behaviour is obtained as depicted in Fig. 16.
The chart of signals obtained from the circuit simulation
of the SGSNM cell displays the behaviour of each node at
programming (P), reading (R) and erasing operations. The
follow process program-read-erase-read start when a neg-
ative voltage is applied on the control gate as depicted in
Fig. 16a(P). At this point, the memory node shows how the
electrons are injected into the FG (Fig. 16c(P)) by action
Fig. 16 Chart signals of the
main nodes for the equivalent
circuit of the SGSNM cell.
(a) SG voltage, (b)d r a i n
MOSFET voltage, (c)m e m o r y
node and (d) readout current
MOSFETJ Comput Electron (2011) 10:248–257 255
Fig. 17 Band diagram structure for the SGSNM cell. (a) Illustration
of programming process: electron tunnelling process from the SG into
the silicon nanodots. (b) Negatively-charge stored ﬂoating gate, (c)i l -
lustration of the erasing process: electron tunnelling process form the
FG into the SG, and (d) positively-charge stored ﬂoating gate
of the Fowler-Nordheim tunnelling mechanism described as
a band diagram by Fig. 17a. When the programming se-
quence concludes, the reading process takes place. In the
ﬂoating gate, it is possible to see a negative voltage indi-
cating that electrons have been trapped within the SiNDs
and the FG is negatively charged (Fig. 16c(R) and 17b). In
here, drain source is biased and the readout element displays
no-current pulse indicating that the SGSNM is programmed
(Fig. 16d(R)). Continuing with the initial sequence, to erase
the memory node a positive voltage is applied on the control
gate. The ﬂoating gate shows how the electrons are removed
from the FG into the SG (Fig. 16c(E) and 17c). Once the
erasing process concludes, it shows the ﬂoating gate pos-
itively charged (Fig. 16c(R) and 17d). When readout ele-
ment is activated, it displays a current pulse indicating that
the memory node is erased and the cycle starts over again as
depicted in Fig. 16.
The programming and erasing times can not be separated
due to both times are linked to the control voltage and to the
electro-mechanical movement of the SG. The combination
ofthemechanicalswitchingtimeobtainedfromthetransient
FEM analysis (0.8 nsec) with the charging/discharging time
obtained from the circuital simulation (1.7 nsec) shows that
the time required for both programming and erasing opera-
tions in the SGSNM cell is symmetrical (2.5 nsec). For the
reading time, it is expected, in principle to be 80 nsec sim-
ilar as for the conventional SiNDs ﬂoating gate memories
and comparable to conventional ﬂash memories [30]. The
Fig. 18 Switching time due to the charging and charging + mechani-
cal switching time of the SGSNM cell
programming and erasing time are strongly related to few
structural parameters such as SG material and thickness, air-
gap and tunnel oxide permittivity. Considering those times
can be improved by modifying some parameters, an extra
analysis is conducted in this direction. In here, few param-
eters within the SG structure such as area, thickness and
SG/air-gap ratio are kept ﬁxed whilst tunnel oxide layer is
varied. As shown elsewhere (Fig. 12), the current density
increases as tunnel oxide thickness decreases. According to
this premise a set of tunnel oxide layers is analysed within
a circuit simulation. The analysis considers SiO2 as tunnel
oxide layer and the layers under test goes from 4 to 10 nm
thick. Figure 18 shows the P/E times obtained as func-
tion of the tunnel oxide layer for the charging/discharging
times and as a combination with the mechanical switching
time.
This analysis shows that by maintaining few parameters
ﬁxed, the charging/discharging time in the memory node is
improved by few tens of nanoseconds whilst the tunnel ox-
ide layer becomes thinner (4 nm). Based on the P/E time im-
provement and by scaling-down properly the SG structural
parameters, it is viable to reach even higher P/E times.
The scaling-down process of the memory cell is linked
to the relationships between the SG structural parameters
such as beam length, thickness and air-gap with the short-
range forces (Casimir and van der Waals forces). This im-
ply that the shorter the air-gap, the stronger the short-range
forces becomes. Those forces are expected to have strong
inﬂuence on the SG behaviour when the air-gap reaches a
separation of 1 nm [32]. Therefore, the SG is designed con-
sidering those forces in order to get a competitive trade-off
between beam stiffness and operation voltage
5 Summary
We presented a hybrid numerical analysis of the Suspended
Gate Silicon Nanodot Memory (SGSNM). The signals for256 J Comput Electron (2011) 10:248–257
programming, reading and erasing were achieved at cir-
cuit level simulation. The programming and erasing times
were found as short as 2.5 nsec for a 1-µm-long suspended
gate which is a summation of the mechanical pull-in/pull-
out times and the tunnel charging/discharging times for a
7n mS i O 2 tunnel oxide layer. Those superior characteris-
tics along with the manufacturability of the SGSNM within
conventional silicon fabrication processes without the intro-
duction of any “exotic” material makes this memory device
a serious candidate for non-volatile random access memory
applications.
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Appendix A: Suspended gate implementation
The implementation of the C–V hysteresis curve as be-
havioural models implies the transformation of the three-
discrete regions into several analog voltage dependent func-
tions (see Fig. 19). The approximation of each one of those
regions was made by using a polynomial algorithm rather
than implementing a complex and heavy one (computation-
ally speaking). The algorithm that was used approximates
each curve by using a third degree polynomial which is easy
to implement and is deﬁned as
F(V)= A+BV +CV2 +DV3 (5)
The coefﬁcients for each region are shown in Table 3.
Aboveequationdescribestheerasingprocess.Forthefull
P/E processes, the equations are mirrored and implemented
as depicted in Fig. 20.
Appendix B: Tunnel barrier implementation
The tunnelling process occurs while the SG remains in
contact with the tunnel oxide layer. This tunnelling pro-
cess (J–V curve) was transformed from discreet into ana-
log voltage dependent functions (Fig. 21). The model that
Table 3 Structural parameters for a low-voltage programming se-
quence
Variable Region 1 Region 2 Region 3
×10−16 ×10−16 ×10−16
A 1.4961 −8.3338 −1.2126
B 2.6265 3.8947 0.0030217
C −1.2126 −0.42254 0.040622
D 2.4668 1.5988 −0.0024917
we proposed to perform this transformation was a polyno-
mial algorithm. This algorithm has two stages; the ﬁrst one
transforms the exponential curve into a linear one and once
linear, the curve is approximated by using a fourth degree
polynomial expressed as
F(V)= exp(E +DV +CV2 +BV3 +AV 4) (6)
Fig. 19 Regions ﬁtted by a third order algorithmJ Comput Electron (2011) 10:248–257 257
Fig. 20 Pull-in effect curve ﬁtted by a third order polynomial
Fig. 21 Current density curve and an approximation by a fourth de-
gree polynomial function
Table 4 Structural parameters for a low-voltage programming se-
quence
ABC DE
Region 1 −0.3045 9.7618 −117.4 633.95 −1316.2
Region 2 0.0917 −2.4718 23.829 −88.631 66.547
where the coefﬁcients for each curve are expressed in
Table 4.
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